


# Smart Post Hardware and Software Status

5/22/2000


Henry Huang

Ford Research Laboratory



# Target System Selection Constraints

1. Cross Compilers
2. Operating Systems
3. Inputs and Outputs  
(additional hardware, drivers, protocols)
4. Development Tools



Current Testing Setup

# Smart Post Configuration

1. HC08 Micro-controller
2. No external RAM
3. T1, T2, T3, T4 (additional hardware)
4. Vehicle Input Signals (additional hardware)
5. Power Source Selection Circuit (additional hardware)
6. Class 2 Communication with PowerPC  
(additional hardware, drivers, and protocols)
7. PSOS (ISI) on PowerPC

# Initial Approach

1. HC08 and PowerPC
2. Converting Statemate Models to BetterState
3. BetterState Code Generation for PowerPC
4. Hand Code for HC08 (from another project)
5. Additional Code for Class 2 Protocol on HC08 and on PowerPC (from another project)
6. PSOS Operating System on Central Controller

# Current Approach

1. HC08 and PowerPC
2. Statemate Code Generation for PowerPC
3. Hand Code for HC08 (already done)
4. Additional Hand Code for Class 2 Protocol on HC08 and PowerPC (ongoing)
5. PSOS, VxWorks, OSEK

# Another Approach

1. HC08 Evaluation Board
2. I/O Board for T1, T2, T3, T4, and other I/O
3. Statemate Code Generation for HC08
4. Simple Time Slice Scheduler and ISR